

CLAIMS

What is claimed is:

- 1 1. A method for performing data transfers within a computer system, the method
2 comprising the steps of:
3 causing a controller to perform the steps of
4 transmitting control information on a bus, the control information
5 specifying a data transfer operation and a first location of data
6 to be transferred;
7 after transmitting the control information on the bus, performing the
8 steps of
9 determining a desired amount of data to be transferred in the
10 data transfer operation;
11 transmitting over the bus additional locations of data if the
12 desired amount of data is greater than a predetermined
13 amount of data;
14 transmitting over the bus a terminate indication at a time that is
15 based on the desired amount of data to be transferred;
16 causing a memory device to perform the steps of
17 reading the control information on the bus;
18 performing the specified data transfer operation on data stored at the
19 first location;

20 performing the specified data transfer operation on data stored at the
21 additional locations when the desired amount of data is greater
22 than the amount of data associated with the first location;
23 continuing to perform the specified data transfer operation until
24 detecting the terminate indication on the bus;
25 ceasing to perform the data transfer operation at a time that is based on
26 the time at which the terminate indication is detected.

1 2. The method of Claim 1 further comprising the steps of:
2 causing the controller to transmit a strobe signal on the bus after transmitting
3 the control information; and
4 causing the memory device to begin performing the specified data transfer
5 operation at a time that is based upon when the memory device detects
6 the strobe signal on the bus.

1 3. The method of Claim 2 further comprising the steps of:
2 causing the controller to select an interleave pattern based on the specified data
3 transfer operation and requests received for one or more data transfer
4 operations other than the specified data transfer operation; and
5 causing the controller to transmit control information over the bus for at least
6 one of the one or more data transfer operations after transmitting the
7 control information for the specified data transfer operation and prior to
8 transmitting the strobe signal.

1 4. The method of Claim 1 further comprising the steps of:
2 during the transfer operation, causing the controller to determine whether the
3 memory device is to perform a precharge operation after the memory
4 device performs the data transfer operation;
5 at or about the end of the data transfer operation, causing the controller to
6 communicate to the memory device whether the memory device is to
7 perform a precharge operation after the memory device performs the
8 data transfer operation.

1 5. The method of Claim 4 further wherein the step of causing the controller to
2 communicate to the memory device whether the memory device is to perform a
3 precharge operation after the memory device performs the data transfer operation
4 includes the steps of:
5 establishing a correlation between a plurality of clock cycles and a plurality of
6 precharge options;
7 selecting a precharge option from the plurality of precharge options; and
8 causing the controller to transmit the termination indication during a clock
9 cycle that corresponds to the selected precharge option.

1 6. A memory device for storing data and performing data transfer operations, the
2 memory device comprising:
3 control circuitry coupled to a bus; and

4 memory for storing data;
5 wherein the control circuitry is configured to read control information carried
6 on the bus;
7 wherein the control information includes data that specifies a data transfer
8 operation and a first address;
9 wherein the memory device is configured to perform the specified data transfer
10 operation on data stored in the memory beginning at the first address;
11 wherein the memory device is configured to perform the specified data transfer
12 operation on data stored beginning at additional locations specified in
13 address information carried over the bus until detecting a terminate
14 indication on the bus; and
15 wherein the memory device ceases to perform the data transfer operation at a
16 time that is based on the time at which the terminate indication is
17 detected.

1 7. The memory device of Claim 6 further configured to detect a strobe signal on
2 the bus, and to begin performing the specified data transfer operation at a time based
3 on the time at which the strobe signal is detected.

1 8. The memory device of Claim 6 further configured to read address information
2 carried on one or more lines of the bus while performing the specified data transfer
3 operation using one or more other lines of the bus, wherein the address information
4 specifies where data involved in the specified data transfer operation is located.

1 9. The memory device of Claim 7 wherein the control information specifies a
2 location of a first set of data, the memory device being configured to retrieve the first
3 set of data from the location prior to detecting the strobe signal.

1 10. The memory device of Claim 9 wherein:
2 the memory device is further configured to read address information from one
3 or more lines of the bus,
4 the address information specifies locations for one or more additional sets of
5 data to be transmitted in the data transfer operation,
6 the memory device retrieves the one or more additional sets of data upon
7 reading the address information, and
8 the memory device transmits the one or more additional sets of data after
9 transmitting the first set of data.

1 11. A method, for use in a memory controller, for maximizing usage of a bus that
2 connects the memory controller to one or more memory devices, the method
3 comprising the steps of:
4 selecting an interleave pattern based on requests received for a plurality of data
5 transfer operations; and
6 for each data transfer operation of the plurality of data transfer operations
7 transmitting control information over the bus, wherein the control
8 information specifies the data transfer operation;

9 determining how much time must elapse between transmission of the
10 control information and the start of the data transfer operation
11 to provide the interleave pattern; and
12 transmitting a start indicator over the bus that specifies when the data
13 transfer operation is to begin.

1 12. The method of Claim 11 wherein the step of transmitting a start indicator is
2 performed by transmitting a delay value in the control information, the delay value
3 indicating when the data transfer operation is to begin relative to the time at which the
4 control information is transmitted over the bus.

1 13. The method of Claim 11 wherein the step of transmitting a start indicator is
2 performed by transmitting a strobe signal a selected number of clock cycles after
3 transmitting the control information, wherein the number of clock cycles is determined
4 based on how much time must elapse between transmission of the control information
5 and the start of the data transfer operation to provide the interleave pattern.

1 14. A method for reducing the number of lines required to transmit control
2 information to one or more memory devices, the method comprising the steps of:
3 transmitting a request packet that specifies a data transfer operation over a
4 channel to which the one or more memory devices are connected,
5 wherein the request packet includes a value that indicates how to

6 identify a strobe signal associated with the data transfer operation that
7 will appear on a particular control line of the channel;
8 transmitting zero or more control signals with signal characteristics identical to
9 the strobe signal on the particular control line after transmitting the
10 request packet and prior to transmitting the strobe signal; and
11 transmitting the strobe signal on the particular control line.

1 15. The method of Claim 14 wherein the value indicates how many signals that are
2 identical to the strobe signal will appear on the particular control line prior to the strobe
3 signal.

1 16. The method of Claim 14 wherein the data transfer operation is one of a
2 plurality of data transfer operations to be performed over the channel, the method
3 further comprising the step of dynamically determining an interleave pattern for the
4 plurality of data transfer operations, wherein the amount of time between the
5 transmission of the request packet and the transmission of the strobe signal varies
6 based on the interleave pattern.

1 17. The method of Claim 14 further comprising the steps of
2 causing the one or more memory devices to enter a powered down mode in
3 which the one or more memory devices do not monitor the channel;
4 and

5 transmitting a wakeup signal over the particular control line prior to
6 transmitting the request packet, the wakeup signal causing the memory
7 device of the one or more memory devices that is required to service
8 the data transfer operation to exit the power down mode and to begin
9 monitoring the channel.

1 18. A method, for use by a memory controller coupled to a memory device over a
2 bus, for deferring precharge decisions, the method comprising the steps of:
3 transmitting a request packet to the memory device over a first number of lines
4 of the bus, wherein the request packet specifies a data transfer
5 operation;
6 receiving requests for additional data transfer operations while the memory
7 device is performing the data transfer operation;
8 determining, based on the requests received for the additional transfer
9 transactions, whether a precharge operation should be initiated after the
10 data transfer operation;
11 transmitting to the memory device over a second number of lines of the bus, at
12 or about the end of the data transfer operation, a control signal that
13 indicates whether a precharge operation should be initiated after the
14 data transfer operation, wherein the second number of lines is less than
15 the first number of lines.

1 19. The method of Claim 18 wherein the step of transmitting the control signal is
2 performed by transmitting a termination signal to the memory device, the memory
3 device terminating the data transfer operation at a time that is based on when the
4 memory device receives the termination signal.

1 20. The method of Claim 19 wherein:
2 the memory device is configured to terminate the data transfer operation after a
3 particular data packet is transmitted if the memory device detects the
4 termination signal on any one of a plurality of clock cycles;
5 the memory controller indicates that a precharge operation is to be performed
6 by transmitting the termination signal on a particular clock cycle of the
7 plurality of clock cycles;
8 the memory controller indicates that a precharge operation is not to be
9 performed by transmitting the termination signal on a different clock
10 cycle of the plurality of clock cycles; and
11 the memory device initiates a precharge operation based the clock cycle on
12 which the termination signal is detected by the memory device.

1 21. The method of Claim 19 wherein:
2 the memory device contains a plurality of banks;
3 the memory device terminates the data transfer operation after a particular data
4 packet is transmitted if the memory device detects the termination
5 signal on any one of a plurality of clock cycles;

6 the method further includes the step of establishing a correspondence between
7 the plurality of clock cycles and the plurality of banks;
8 the memory controller indicates a bank within the memory device on which a
9 precharge operation is to be performed by transmitting the termination
10 signal on the clock cycle of the plurality of clock cycles that
11 corresponds to the bank; and
12 the memory device initiates a precharge operation on the bank that corresponds
13 to the clock cycle on which the memory device detects the termination
14 signal.

- 1 22. A method for performing a data transfer operation, the method comprising the
2 steps of:
3 causing a controller to perform the steps of
4 constructing an operation code for the data transfer operation, the
5 operation code including a plurality of bits that correspond to a
6 plurality of control lines within a memory device; and
7 transmitting the operation code to the memory device over a bus;
8 causing the memory device to perform the steps of
9 receiving the operation code over the bus;
10 for each control line of the plurality of control lines, applying a signal
11 to the control line based on the value of the bit that corresponds
12 to the control line in the operation code; and
13 performing the data transfer operation specified in the operation code.

- 1 23. The method of Claim 22 wherein:
2 one of the control lines is a write control line;
3 the plurality of bits includes a bit that corresponds to the write control line;
4 the method further comprises the steps of:
5 the controller setting the bit that corresponds to the write control line
6 based on whether the data transfer operation is a write
7 operation or a read operation; and
8 the memory device applying a signal to the write control line based on
9 whether the bit that corresponds to the write control line is set.
- 1 24. The method of Claim 22 wherein:
2 the memory device includes a plurality of registers;
3 one of the control lines is a register control line;
4 the plurality of bits includes a bit that corresponds to the register control line;
5 the method further comprises the steps of:
6 the controller setting the bit that corresponds to the register control line
7 based on whether the data transfer operation is a register
8 operation; and
9 the memory device applying a signal to the register control line based
10 on whether the bit that corresponds to the register control line is
11 set.

1 25. The method of Claim 22 wherein:
2 the step of receiving the operation code over the bus includes receiving each of
3 the plurality of bits at different pins of the memory device;
4 the method further comprises the steps of
5 routing each of the bits from the pin on which it was received to a
6 decoder associated with the control line to which the bit
7 corresponds;
8 causing the decoder associated with each control line to apply a signal
9 to the control line based on the bit that corresponds to the
10 control line and state information maintained in the decoder.

1 26. A method for use by a memory device to determine whether to process a
2 request packet, the method comprising the steps of:
3 receiving the request packet over a bus, the request packet including an
4 operation code that specifies a data transfer operation and an address;
5 comparing the address in the request packet to an address associated with the
6 memory device; and
7 processing the request packet if either
8 the address in the request packet matches the address associated with
9 the memory device, or
10 a particular bit in the operation code has a particular state.

- 1 27. A method for performing data transfer operations, the method comprising the
2 steps of:
3 causing a controller to perform the steps of:
4 receiving a request for a data transfer operation;
5 determining a memory device that will be involved in the data transfer
6 operation;
7 determining whether the memory device should perform any internal
8 memory core operations before or after performing the data
9 transfer operation;
10 transmitting over a bus control information that includes a first set of
11 bits that specify the data transfer operation and a second set of
12 bits that specify zero or more internal memory core operations
13 to be performed by the memory device;
14 causing the memory device to perform the steps of:
15 receiving the control information over the bus;
16 performing the data transfer operation specified in the first set of bits;
17 and
18 performing the internal memory core operations specified in the second
19 set of bits.

- 1 28. The method of Claim 27 wherein the second set of bits specifies a sequence to
2 the data transfer operation and the internal memory core operations, the

memory device performing the data transfer operation and the internal memory core operations in the sequence specified by the second set of bits.

1 29. The method of Claim 27 wherein:
2 the controller maintains a record of a current state of the memory device; and
3 the step of determining whether the memory device should perform any
4 internal memory core operations is performed by the controller based
5 on the current state of the memory device.

1 30. The method of Claim 29 wherein:
2 the controller maintains a record of an address of data that is currently stored in
3 sense amplifiers in the memory device; and
4 the controller performs the step of determining whether the memory device
5 should perform any internal memory core operations based on the
6 address of data that is currently stored in sense amplifiers in the
7 memory device and an address of the data involved in the data transfer
8 operation.

1 31. A memory device for storing digital data, the memory device including:
2 a power supply line;
3 a plurality of banks coupled to the power supply line, each bank of the
4 plurality of banks drawing current from the power supply line when a
5 core operation is performed on the bank;

6 control circuitry coupled to the plurality of banks and to an external bus, the
7 control circuitry receiving requests for data transfer operations over the
8 external bus;
9 the control circuitry being configured to detect when performance of any of the
10 data transfer operations would result in core operations being
11 concurrently performed on two or more of the plurality of banks; and
12 the control circuitry being configured to perform each of the data transfer
13 operations only if performance of the data transfer operation would not
14 result in core operations being concurrently performed on two or more
15 of the plurality of banks.

1 32. The memory device of Claim 31 further comprising a queue that corresponds
2 to all banks on the power supply line, the control circuitry placing data transfer
3 operations that require performance of core operations on any of the plurality
4 of banks into the queue, the control circuitry sequentially servicing the queue
5 to prevent core operations from being concurrently performed on two or more
6 of the plurality of banks.

1 33. The memory device of Claim 31 wherein the control circuitry is configured to
2 ignore each data transfer operation whose execution would result in core
3 operations being concurrently performed on two or more of the plurality of
4 banks.

1 34. The memory device of Claim 31 further comprising a queue, the control
2 circuitry placing data transfer operations that require performance of core
3 operations on any banks in the memory device into the queue, the control
4 circuitry sequentially servicing the queue to prevent core operations from being
5 concurrently performed on two or more banks within the memory device.

1 35. A memory device for use in a computer system that includes a controller
2 coupled to a channel, the memory device comprising:
3 an input circuit coupled to the channel, the input circuit being configured to
4 receive control information from the controller over the channel, the
5 control information specifying data transfer operations, wherein the
6 data transfer operations include some data transfer operations that
7 require core operations must be performed for the memory device to
8 perform the data transfer operations;
9 a plurality of memory banks;
10 a power supply line coupled to the plurality of memory banks, the power
11 supply line for carrying current to the plurality of memory banks to
12 supply current required to perform the core operations, the power
13 supply line being configured to reliably supply current for no more
14 than one core operation at a time;
15 control circuitry coupled to the input circuit, the control circuitry being
16 configured to cause the memory device to perform the data transfer
17 operations specified in the control information without regard to

18 whether performance of the transfer transactions would cause more
19 than one core operation to be concurrently performed on the plurality
20 of memory banks, the controller controlling transmission of the control
21 information to prevent more than one core operation from being
22 concurrently performed on the plurality of memory banks.

1 36. A method for performing data transfers within a computer system, the method
2 comprising the steps of:

3 causing a controller to perform the steps of
4 transmitting control information on a bus, the control information
5 specifying a data transfer operation and a first location of data
6 to be transferred;
7 determining a delay interval;
8 transmitting a control signal over the bus after the delay interval has
9 elapsed from when the step of transmitting the control
10 information on the bus was performed;

11 causing a memory device to perform the steps of
12 reading the control information on the bus;
13 detecting the control signal on the bus;
14 performing the specified data transfer operation on data stored at the
15 first location at a time based on when the control signal was
16 detected on the bus.

1 37. The method of Claim 36 further comprising the step of causing the controller
2 to change the delay interval for successive data transfer operations.

1 38. The method of Claim 36 further comprising the step of causing the controller
2 to determine a desired interleave, wherein the controller performs the step of
3 determining a delay interval based on the desired interleave.

1 39. The method of Claim 36 further comprising the steps of:
2 causing the controller to transmit a terminate signal over the bus; and
3 causing the memory device to continue to perform the data transfer operation
4 until detecting the terminate signal on the bus.

1 40. A memory controller configured to maximize usage of a bus that connects the
2 memory controller to one or more memory devices, the memory controller
3 comprising:
4 a control unit configured to select an interleave pattern based on requests
5 received for a plurality of data transfer operations; and
6 an output unit coupled to the control unit and to the bus;
7 the control unit being further configured to perform the following steps for
8 each data transfer operation of the plurality of data transfer operations:
9 transmitting control information through the output unit to the bus,
10 wherein the control information specifies the data transfer
11 operation;

12 determining how much time must elapse between transmission of the
13 control information and the start of the data transfer operation
14 to provide the interleave pattern; and
15 transmitting a start indicator through the output unit to the bus, wherein
16 the start indicator specifies when the data transfer operation is
17 to begin.

1 41. The memory controller of Claim 40 wherein the step of transmitting a start
2 indicator is performed by transmitting a delay value in the control information, the
3 delay value indicating when the data transfer operation is to begin relative to the time at
4 which the control information is transmitted over the bus.

1 42. The memory controller of Claim 40 wherein the step of transmitting a start
2 indicator is performed by transmitting a strobe signal a selected number of clock
3 cycles after transmitting the control information, wherein the number of clock cycles is
4 determined based on how much time must elapse between transmission of the control
5 information and the start of the data transfer operation to provide the interleave pattern.